## BEST AVAILABLE COPY

## PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



# INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6: H05K 1/18, H01L 23/495 A1

(11) International Publication Number:

WO 96/41507

(43) International Publication Date:

19 December 1996 (19.12.96)

(21) International Application Number:

PCT/US96/09156

(22) International Filing Date:

4 June 1996 (04.06.96)

(30) Priority Data:

· Lu

08/482,000

7 June 1995 (07.06.95)

US

(71) Applicant: THE PANDA PROJECT [US/US]; Suite C100, 5201 Congress Avenue, Boca Raton, FL 33487 (US).

(72) Inventors: MOSLEY, Joseph, M.; 812 Granada Drive, Boca Raton, FL 33432 (US). PORTUONDO, Maria, M.; 40 S.W. Fifth Way, Boca Raton, FL 33432 (US). TAYLOR, Drew, L.; Apartment 1104, 4740 S. Ocean Boulevard, Boca Raton, FL 33487 (US).


(74) Agents: GAYBRICK, Robert, J. et al.; Morgan, Lewis & Bockius L.L.P., 1800 M Street, N.W., Washington, DC 20036 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

#### **Published**

With international search report.

(54) Title: LOW PROFILE SEMICONDUCTOR DIE CARRIER



#### (57) Abstract

A semiconductor die carrier (102) configured to be secured to a printed circuit board (119) includes an insulative package for housing a semiconductor die. The insulative package has a top surface, a bottom surface, and a plurality of side surfaces coupling the top surface and the bottom surface. At least one row of electrically conductive leads (103) extends from at least one of the side surfaces of the insulative package. Each of the leads (103) comprises a proximal end, at least one horizontal portion extending in a horizontal direction, at least one vertical portion extending in a vertical direction, and a distal end. The distal ends of the leads are configured to be secured to the printed circuit board (119) such that, when the distal ends of the leads are secured to the printed circuit board (119), at least a portion of the insulative package (102) is located below an upper surface of the printed circuit board.

# FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	Victoria ver		
ΑT	Austria	GE	United Kingdom	MW	Malawi
ΑU	Australia	GN	Georgia	MX	Mexico
BB	Barbados	GR	Guinea	NE	Niger
BE	Belgium	HU	Greece	NL	Netherlands
BF	Burkina Faso	· IE	Hungary	NO	Norway
BG	Bulgaria	IT	Ireland Year	NZ	New Zealand
BJ	Benin	JP	Italy	PL	Poland
BR	Brazil	KE	Japan	PT	Portugal .
BY	Belarus	KG	Kenya	RO	Romania
CA	Canada	KP	Kyrgystan	RU	Russian Federation
CF	Central African Republic	A.F	Democratic People's Republic	SD	Sudan
CG	Congo	KR	of Korea	SE	Sweden
CH	Switzerland	KZ	Republic of Korea	SG	Singapore
CI	Côte d'Ivoire	LI	Kazakhstan	SI	Slovenia
CM	Cameroon	LK	Liechtenstein	SK	Slovakia
CN	China	LR	Sri Lanka	SN	Senegal
CS	Czechoslovakia	LT	Liberia	SZ	Swaziland
CZ	Czech Republic	LU	Lithuania	TD	Chad
DE	Germany	LU	Luxembourg	TG	Togo
DK	Denmark		Latvia	TJ	Tajikistan
<b>E</b> E	Estonia	MC	Monaco	TT	Trinidad and Tobago
ES	Spain	MD	Republic of Moldova	UA	Ukraine
FI	Finland	MG	Madagascar	UG	Uganda
FR	France	ML	Mali	US	United States of America
GA	Gabon	MN	Mongolia	UZ.	Uzbekistan
		MR	Mauritania	WN	Tilas Stand

#### LOW PROFILE SEMICONDUCTOR DIE CARRIER

#### CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a continuation-in-part of U.S.

Patent Application Serial No. 08/208,586 to Stanford W.

Crane, Jr. et al. filed March 11, 1994 and entitled

PREFABRICATED SEMICONDUCTOR CHIP CARRIER, the content of which is relied upon and hereby expressly incorporated by reference.

#### BACKGROUND OF THE INVENTION

#### Field of the Invention

The present invention relates to a prefabricated, peripherally-leaded, semiconductor single die or multi-die carrier having a reduced size and extremely low profile, and methods for making and using the semiconductor die carrier. In a preferred embodiment, the low profile semiconductor die carrier has horizontally and vertically spaced rows of multiple leads, with each lead being assembled into the semiconductor die carrier as an individually manufactured lead rather than a sub-element of a lead frame.

#### Description of the Related Art

Conventional package leads are typically configured for mounting using plated-through-hole (PTH) technology or surface-mount technology (SMT). In PTH technology, a conductive PTH is formed in a printed circuit board (PCB). Each lead of a package is inserted through a corresponding PTH and then soldered to form a solder joint fastening the lead in conductive contact with the PTH. In SMT mounting, each lead of a package, rather than being soldered to extend through a PTH in a PCB, is soldered onto a conductive portion

of a top surface of the PCB. A solder joint then maintains each lead of the leaded die carrier in a fastened relationship with respect to the PCB.

One type of SMT package is known as a QFP (Quad Flat Package). QFPs are typically manufactured using a molded plastic technology. Most QFPs are manufactured using a single-layer lead frame providing a single row of bent leads extending from each of the four sides of the QFP.

Multi-row lead configurations are also known. For example, it is known to provide two rows of leads, formed by using two different lead frames vertically spaced and insulated from each other, extending from sides of a QFP. It is also known to provide rows of multiple leads formed using vertically spaced lead frames with adjacent rows of leads primarily separated from each other by a gaseous dielectric such as air.

The aforementioned semiconductor die packages suffer from many deficiencies. For example, the molded plastic technology typically used to manufacture QFPs incorporates various processes following the wire bonding procedure which can have detrimental effects on the bonding integrity. Also, the use of lead frames during the manufacturing of QFP semiconductor packages and the like also results in numerous disadvantages.

Moreover, QFP-type packages tend to take up large amounts of PCB area, due in part to the use of lead frames during their manufacture. While multi-row lead frame packages, to some extent, take up less PCB area in terms of the number of leads that can be provided, multi-row lead frame packages are likely to be relatively high in profile

and, consequently, are not suitable for incorporation within high volume usage scenarios.

From the foregoing, it can be understood that conventional semiconductor packages take up large amounts of board space; typically have unacceptably high profiles; are expensive and often experience difficulties during manufacture; perform insufficiently due to procedures carried out after chip attachment and wire bonding that tend to inhibit bond integrity; and, after manufacture, are difficult, if not impossible, to repair. As a result of such limitations, current semiconductor packaging technology is not sufficient to meet the needs of existing and/or future semiconductor and computer technology. Semiconductor packaging technology has already failed to keep pace with silicon die technology, and as computer and microprocessor speeds continue to climb, with space efficiency being increasingly important, semiconductor die packages having even smaller area requirements will be required. semiconductor die packages discussed above fall short of current and contemplated semiconductor and computer requirements.

#### SUMMARY OF THE INVENTION

Accordingly, it is a goal of the present invention to provide a prefabricated semiconductor die carrier having a low profile while, at the same time, occupying reduced amounts of board area, providing an increased number of contacts, and being capable of meeting the needs of existing and contemplated semiconductor and computer technology.

Another goal of the present invention is to provide a semiconductor die carrier manufactured without the use of

lead frames and having leads extending from side portions thereof suitable for mounting using PTH technology, SMT methodology, or pluggable mounting.

Still another goal of the present invention is to provide a semiconductor die carrier that is fabricated and tested prior to placement of a semiconductor die within the carrier, thereby increasing final packaging yields and reducing total unit cost.

It is also a goal of the present invention to provide methods for making and using semiconductor die carriers having characteristics such as those discussed above.

In accordance with the purpose of the invention, as embodied and broadly described herein, the invention includes a semiconductor die carrier configured to be secured to a printed circuit board, the semiconductor die carrier comprising an insulative package for housing a semiconductor die, the insulative package having a top surface, a bottom surface, and a plurality of side surfaces coupling the top surface and the bottom surface; and at least one row of electrically conductive leads extending from at least one of the side surfaces of the insulative package, each of the leads comprising a proximal end, at least one horizontal portion extending in a horizontal direction, at least one vertical portion extending in a vertical direction, and a distal end, the distal ends of the leads being configured to be secured to the printed circuit board such that, when the distal ends of the leads are secured to the printed circuit board, at least a portion of the insulative package is located below an upper surface of the printed circuit board.

It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory, and are not restrictive of the invention as claimed. The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the present invention and, together with the general description, serve to explain the principles of the present invention.

### BRIEF DESCRIPTION OF THE DRAWINGS

- Fig. 1 is a perspective view of a two-tier embodiment of a prefabricated semiconductor die carrier in accordance with the present invention.
- Fig. 2 is a perspective view of an SMT lead with an L-shaped foot portion configured in accordance with the present invention and positioned on a bonding pad of a multi-layer conductor such as a PCB.
- Fig. 3 is a perspective view of a three-tier embodiment of a prefabricated semiconductor die carrier in accordance with the present invention.
- Fig. 4 is a partial side view of a semiconductor die carrier including a cap, cavity-up configuration.
- Fig. 5 is a partial side view of a semiconductor die carrier having a cavity-down configuration.
- Fig. 6 is a partial side view of a semiconductor die carrier having a die indentation configuration and including a cap.
- Fig. 7 is a partial side view of a semiconductor die carrier having a same or similar level configuration and including a cap.

Fig. 8 is a partial side view of a semiconductor die carrier having a platform configuration and including a cap.

Fig. 9 is a partial perspective view of a four-tier embodiment of a prefabricated semiconductor die carrier in accordance with the present invention.

Fig. 10 depicts a pair of flowcharts comparing a conventional manufacturing method with a method in accordance with the present invention performed in order to manufacture, transport, and mount a prefabricated semiconductor die carrier.

Figs. 11(a) and 11(b) are each a side view of an embodiment of a low profile semiconductor die carrier in accordance with the present invention.

Fig. 12 is a partial top view of a low profile embodiment of the invention such as that depicted in Fig. 11(b) showing footprint details.

Figs. 13(a) and 13(b) are each a side view of an embodiment of a low profile semiconductor die carrier in accordance with the present invention.

Figs. 14(a) and 14(b) are top and side views, respectively, of an embodiment of a low profile semiconductor die carrier in accordance with the present invention.

Figs. 15(a) and 15(b) are top and side views, respectively, of an embodiment of a PCB structure in accordance with the present invention.

Figs. 16(a) and 16(b) are top and side views, respectively, of the low profile semiconductor die carrier of Figs. 14(a) and 14(b) secured to the PCB structure of Figs. 15(a) and 15(b).

Figs. 17(a) and 17(b) are top views of the low profile semiconductor die carrier of Figs. 14(a) and 14(b) secured to the PCB structure of Figs. 15(a) and 15(b), illustrating tolerance characteristics.

#### DESCRIPTION OF EXEMPLARY EMBODIMENTS

A prefabricated semiconductor die carrier in accordance with the present invention is compatible with surface-mount technology and has multiple rows of electrically conductive leads arranged at vertically spaced multiple levels around the periphery of the carrier. The configuration of the die carrier allows the semiconductor die to be bonded from multiple rows of pads on the die to multiple levels of vertically spaced rows of leads while maintaining a very low profile for the die carrier. Each of the leads is manufactured and assembled into the semiconductor die carrier prior to the die attach step as an individually manufactured lead, rather than as a sub-element of a lead frame, to facilitate the multiple-row, multiple-level structure.

The leads of the semiconductor die carrier extend into the die carrier through the side walls of the die carrier, forming a series of vertically spaced rows of multiple leads around the semiconductor die. The portions of the leads extending through the side walls have wire bond terminals formed thereon. A wire bond insulator may be used to separate the rows of leads. The semiconductor die can be mounted within the carrier with the peripheral pads of the die facing up and away from the PCB, in a cavity-up configuration, or with the peripheral pads of the die facing down toward the PCB, in a flip-chip or cavity-down configuration.

Encapsulation for the semiconductor die carrier of the present invention is performed by filling the die cavity with an epoxy, a liquid crystal polymer such as HYSOL (a trademark of Dexter) or similar or other high-temperature material. Alternatively, the semiconductor die carrier may be capped with a plastic component or thermally conductive cap that serves as a heat sink.

The semiconductor die carrier of the present invention provides a package having a reduced size as compared to known semiconductor packages, yet increases the number of interconnects available for the designer and user. The die carrier may be configured to be pluggable, compatible with the PTH technology, or compatible with the SMT methodology. The semiconductor die carrier is prefabricated and tested prior to introduction of the semiconductor die to the carrier, thereby increasing finished product yields and reducing total unit cost. Details relating to the present invention will now be discussed with reference to the accompanying drawings. For the sake of convenience, the same reference numerals will be used to designate the same or similar components of the present invention throughout the accompanying drawings.

A perspective view of an embodiment of a prefabricated semiconductor die carrier in accordance with the present invention is shown in Fig. 1. In accordance with the embodiment of Fig. 1, the semiconductor die carrier includes a semiconductor die 101; an insulating substrate 102, having a floor 102a and a plurality of side walls 102b; a plurality of leads 103, including lower leads 103a and upper leads 103b; a plurality of bonding pads 104 formed on the

semiconductor die; a plurality of bonding terminals 105 formed on the leads 103, respectively; and a plurality of bonding wires 106 each connecting at least one of the bonding pads 104 of the die to a corresponding one of the bonding terminals 105 formed on the leads.

The insulating substrate 102 of the semiconductor die carrier is made of a liquid crystal polymer or material having properties the same or similar to a liquid crystal polymer. Preferably, the liquid crystal polymer for the insulating substrate 102 is VECTRA (trademark), which has a coefficient of thermal expansion that is approximately the same as or similar to the coefficient of thermal expansion for silicon.

The insulating substrate 102 may be formed in a molding process carried out prior to inserting the leads 103 into the side walls 102b of substrate, and prior to mounting the die 101 onto the floor 102a of the substrate. During the molding process, a series of lead holes or passages 107 are molded within the side walls 102b of the substrate, each of the passages for receiving a corresponding one of the leads 103, and a series of ledges 108 are formed inside the side walls of the substrate around the periphery where the die is to be placed. The ledges 108 serve to support the leads 103 (during the wire bonding procedure, for example). As an alternative to forming the lead passage 107 and ledges 108 during the molding process, the lead passages and/or ledges could be added after molding by, for example, removing material of the substrate to form the lead passages and/or by applying insulative material (using an adhesive or epoxy, for example) to form the ledges.

In the embodiment of Fig. 1, the lower leads 103a and upper leads 103b are aligned in a straight line with respect to one another than staggered. In other words, for each upper lead 103b, a corresponding lower lead 103a is positioned directly beneath that upper lead. While not shown in Fig. 3, the lower leads 103a and upper leads 103b could be staggered with respect to one another. In a staggered configuration, none of the lower leads 103a would be beneath any of the upper leads 103b. Instead, progressing along a given one of the side walls 102b, every other lead would be a lower lead 103a or an upper lead 103b.

A perspective view of an example of one of the leads 103 is shown in Fig. 2. As seen from Fig. 2, each of the leads 103 includes a bonding extension section 1031 having a bonding terminal 105 formed on an end portion thereof; a stabilizing section 1032; and an external lead section 1033. Each lead 103 may be formed of beryllium copper, phosphor bronze, brass, a copper alloy, tin, gold, palladium, or any other suitable metal or conductive material, and the bonding terminal 105 may be a gold-plated pad or pad formed of another suitable conductive material.

The bonding extension section 1031 is a relatively long and narrow portion of the lead 103 which protrudes toward the interior of the semiconductor die carrier from the inner surface of a corresponding one of the side walls 102b. The bonding terminal 105 may be, for example, a bonding pad to which a bonding wire 106 for attachment to a corresponding bonding pad 104 on the die 101 can be connected.

The stabilizing section 1032 of each lead 103 is the portion of the lead that is anchored within a side wall 102b

of the substrate 102. The stabilizing section has a larger cross-sectional area than that of the bonding extension section 1031 and may also have a larger cross-sectional area than that of the external lead section 1033. The thick stabilizing section retains the lead and prevents forces exerted on the external lead section from transferring to the bonds associated with bonding wire 106.

The external lead section 1033 includes a horizontally-extending section 1033a, a corner section 1033b, a vertically-extending section 1033c, and a foot section 1033d. The configuration and length of the horizontally-extending and vertically-extending sections for each individual lead 103 are selected based on design requirements and, in particular, based on whether that lead will be used as a lower lead 103a or an upper lead 103b.

Dimensions of the semiconductor die carrier having two vertically spaced rows of multiple leads can be understood, for example, with reference to the accompanying figures.

As can be seen from Fig. 1, for example, a two-row semiconductor die carrier in accordance with the present invention may have, for example, a height of 2.0 mm, a width of 17.9 mm, and a lead row length of 8.7 mm. In this configuration, the semiconductor die carrier of the present invention can be manufactured to be approximately 64% smaller than conventional 128 pin QFPs, and at the same time provides 16 extra leads.

From Fig. 2, it can be understood that a lead 103 in accordance with the present invention may have a bonding extension section 1031 that is 1.5 mm in length; a stabilizing section 1032 that is 1.0 mm in length, and an

external lead section 1033 having a vertically-extending section 1033c that varies in length depending whether the lead is an upper lead or a lower lead. As shown in Fig. 2, the foot section 1033d of a lead 103 configured for mounting in accordance with SMT can have a cross-section of  $0.2 \times 0.4$  mm, for example, for mounting on an SMT solder joint 109 of a PCB having an exemplary cross-section of  $0.4 \times 0.6$  mm.

A perspective view of another embodiment of a prefabricated semiconductor die carrier in accordance with the present invention is shown in Fig. 3. The embodiment of Fig. 3 essentially corresponds to the embodiment shown in Fig. 1, except that three vertically spaced rows of multiple leads 103a, 103b, and 103c are used instead of two of such rows. Such a configuration enhances the interconnect capabilities of the semiconductor die carrier. While not shown in Fig. 3, ledges 108 might be applicable to the three-row semiconductor die carrier in accordance with the present invention.

The semiconductor die carrier of Fig. 3 may be manufactured in the same manner that the carrier shown in Fig. 1 is manufactured. Exemplary dimensions for the embodiment of Fig. 3 are a height of 2.7 mm; a width of 21.5 mm; and a lead row length of 11.8 mm. In this configuration, the semiconductor die carrier of Fig. 3 can be configured to provide 208 leads using approximately half of the area (for example, board area) of that required by conventional QFP technology.

A partial side view of the embodiment of Fig. 3 is shown in Fig. 4. The illustration of Fig. 4 shows features of the semiconductor die carrier including a die bond adhesive 111

for mounting the die 101 on the floor 102a; bonding wires 106 which, in each of the embodiments of the present invention, may be dimensioned to have a wire length of less than 1.0 to 2.5 mm, for example; a cavity filler 112 used to fill the cavity defined by the floor 102a and side walls 102b of the carrier during the encapsulation process; and a sealing cap 113, made of plastic or other thermally-conductive material such as metal or VECTRA (trademark), and capable of functioning as a heat sink, for providing a cover for the semiconductor die carrier.

Figs. 5-8 show various configurations relating to the placement of the semiconductor die 101 within the semiconductor die carrier. Although Figs. 5-8 depict an embodiment having three-row configuration, it should be noted that the die placement configurations illustrated in these figures are also applicable to the other embodiments of the present invention, including the one-row and two-row embodiments discussed above and the four-row embodiments discussed below.

Where Fig. 4 corresponds to a cavity-up configuration, in which the semiconductor die is mounted within the carrier with the peripheral pads of the die facing up and away from the PCB or other mounting surface, Fig. 5 corresponds to a cavity-down or flip-chip configuration, in which the peripheral pads of the die face down toward the PCB or other interface surface. In the configuration of Fig. 5, the die 101 is mounted on a heat sink cap 114, preferably formed of a thermally conductive material, and then wire bonding, encapsulation, and sealing using a sealing cap 113, preferably formed of VECTRA (trademark), take place. The

....

heat sink cap 114 can be an integrally molded component of the substrate 102, or attached to the substrate 102 after molding of the substrate is completed.

Fig. 6 shows that the semiconductor die 101 may be embedded or placed into an indentation, similar to the size of the semiconductor die, formed in the floor 102a for receipt of the die. In this configuration, the top surface of the die is located below the bonding extension sections 1031 of the lower leads 103a.

Fig. 7 shows the placement of the semiconductor die 101 on top of a flat floor 102a. In this configuration, the top surface of the semiconductor die 101 is the same level or similar in height to the height of the bonding extension sections 1031 of the lower leads 103a.

Fig. 8 shows the placement of the semiconductor die 101 on a raised platform 115, similar to the size of the die, formed in the interior of the semiconductor die carrier. The raised platform 115 may be an integrally molded component of the substrate 102, or attached to the substrate 102 after molding of the substrate is completed.

It should be noted that, in each of the configurations shown in Figs. 5-8, the semiconductor die 101 may be mounted using an adhesive material, epoxy, or the like.

A partial view of another embodiment of a preferred semiconductor die carrier in accordance with the present invention is shown in Fig. 9. The embodiment of Fig. 9 essentially corresponds to the embodiments shown in Figs. 1 and 3, for example, except that four vertically spaced rows of multiple leads 103a, 103b, 103c, and 103d are used instead of two or three of such rows. Such a configuration further

enhances the interconnect capabilities of the semiconductor die carrier. Fig. 9 illustrates that, in all the embodiments of the present invention, the stabilizing section 1032 of each lead 103 may overlap or extend beyond the inner surface of its corresponding side wall 102b, if desired.

Alternatively, in all of the embodiments of the present invention, a stop could be used to prevent over-insertion of the leads.

The semiconductor die carrier of Fig. 9 is manufactured in the same manner that the die carriers shown in Figs. 1 and 3 are manufactured. Exemplary dimensions for the embodiment of Fig. 9 are a height of 3.4 mm; a width of approximately 28.0 mm; and a lead row length of 16.2 mm. In this configuration, the semiconductor die carrier of Fig. 9 can be manufactured to be approximately 57% smaller than conventional 304-pin QFPs.

The previously-discussed embodiments and configurations in accordance with the present invention contemplate a prefabricated semiconductor die carrier having one row of multiple leads or two, three, or four vertically spaced rows of multiple leads. While not shown in the accompanying drawings, in accordance with the present invention, prefabricated semiconductor die carriers having five or more vertically spaced rows of multiple leads are also contemplated. Such prefabricated semiconductor die carriers are considered to be within the spirit and scope of the present invention.

Fig. 10 includes two flowcharts. The flowchart at the left illustrates steps performed in the manufacturing of a conventional molded plastic semiconductor package. The

flowchart at the right illustrates steps performed in a manufacturing process for producing a prefabricated semiconductor carrier in accordance with the present invention. As can be seen from Fig. 10, the present invention entails fewer steps following the die bond procedure as compared to conventional manufacturing processes. Most notably, the molding, mold cure, deflash, shear, lead electroplate, lead trim and form, and solder dip steps of the conventional manufacturing process are completely absent from the manufacturing process of the present invention following die bonding. The result is that the costly yield losses associated with the conventional process are completely avoided by the manufacturing process of the present invention.

In accordance with the present invention as depicted in the rightward flowchart of Fig. 10, in a step S1, the substrate 102, including the floor 102a and side walls 102b and, if desired, lead passages 107 and ledges 108, are integrally formed using a molding process. As an alternative to forming the lead passages 107 and ledges 108 during the molding process, the lead passages and/or ledges could be added after molding by, for example, removing material of the substrate to form the passages and/or by applying insulative material (using an adhesive or epoxy, for example) to form the ledges. Moreover, it is envisioned that rather than being formed integrally in a single molding process, the floor 102a and side walls 102b could be molded separately, and then fastened together using an epoxy or other adhesive. The use of VECTRA (trademark) as the material for the substrate allows the parts of the semiconductor die carrier

to be molded and assembled with a high degree of accuracy.

As an alternative to forming the substrate 102 and then inserting the leads into the substrate, the substrate could be formed around the leads in an insert molding process.

In a step S2, the leads 103 are formed. The lead formation step S2 entails punching or stamping out individual leads from strips or drawn wire using, for example, a die. Applicants have found that by individually manufacturing each lead 103, rather than using a lead frame to manufacture such leads, manufacturing costs are reduced and, at the same time, yield is increased.

The aforementioned lead-manufacturing methods allow for selective plating and automated insertion. The leads for stamping can either be loose, on a bandolier carrier, or on a strip since the asymmetrical shape lends itself to consistent orientation in automated assembly equipment. The different length external lead sections assist with orientation and vibratory bowl feeding during automated assembly. The present invention is compatible with both stitching and gang-insertion assembly equipment. The insulative components have been designed to facilitate automatic and robotic insertion onto PCBs or in termination of wire to connector.

Step S3 of Fig. 10 involves inserting the leads 103 into the side walls 102b of the substrate 102. In the situation where the floor 102a and the side walls 102b are formed separately and then fastened together at a later time, the leads may be inserted into the side walls before they are fastened to one another or to the floor. Each of the leads 103 is inserted into a corresponding one of the lead passages 107 in the side walls 102b. The dimensions of the leads 103

and lead passages 107 are such that each lead fits tightly within it corresponding lead passage 107. However, if desired, each lead 103 can be further fastened within its corresponding lead passage 107 and/or onto a corresponding leade passage 107 and/or onto a corresponding leade 108 using an epoxy or other adhesive material.

It should be kept in mind that rather than forming the substrate and then inserting the leads into the side walls of the substrate, placement of the leads 103 with the side walls 102b of the substrate may be accomplished using an insert molding process. Insert molding is applicable to all embodiments of the present invention.

In step S4, mechanical testing is performed to ensure that the leads 103 are securely fastened within the substrate 102; to ensure that coplanarity of the leads 103 falls within an acceptable range; to ensure that each lead is aligned properly within its respective lead passage; and the like. Also, electrical testing is performed to ensure that signals can be transmitted properly through the leads of the carrier to the exterior of the carrier, and vice versa; and to ensure that none of the leads are shorted or would be likely to short during subsequent stages of the manufacture and usage of the semiconductor die carrier. In accordance with step S5, the substrate 102 having leads 103 disposed therein is packaged and then shipped to the place where a semiconductor die, manufactured in step S6, will be bonded to the substrate.

Step S7 of Fig. 10 involves attaching the semiconductor die 101 to floor 102a or another support surface (for example, a raised platform 115) within the semiconductor die

carrier. The attachment may be carried out using an adhesive, an epoxy or the like.

Step S8 entails a bonding procedure wherein a bonding wire 106 is connected between components of a pair including a bonding pad 104 on the die 101 and a bonding terminal 105 on one of the leads 103. The bonding wires allow electrical connection between the die 101 and the various leads 103.

In step S9, further electrical tests may be performed to provide additional assurance that an acceptable product is being manufactured. In step S10, encapsulation is performed by filling the cavity defined by the floor 102a and the side walls 102b of the substrate 102 with epoxy, a liquid crystal polymer such as VECTRA (trademark), or other high-temperature Then the semiconductor die carrier may capped with a plastic component or thermally-conductive cap that may serve as a heat sink, and thereafter sealed, although use of a cap is optional. It should be noted that when a cap is used, the aforementioned encapsulation step becomes optional. The heat sink and/or high-temperature material which may be used for encapsulation and sealing facilitate the heat dissipation capabilities of the semiconductor die carrier. In step S11, further mechanical and electrical quality control testing may be performed to increase the likelihood that the semiconductor die carrier will function as expected.

In accordance with step S12, the completed semiconductor die carrier is packaged and shipped to the customer.

Preferably, the semiconductor die carrier is packaged and shipped to the customer using the same transportation package it was received in.

Step S13 relates to the mounting of the finished semiconductor die carrier on or within an interface surface such as a PCB surface. In step S13, either PTH technology or SMT methodology may be used to accomplish PCB interfacing or, alternatively, the carrier may be plugged into a pluggable socket mounted on a PCB or other interface device.

The configurations of the footprints of the semiconductor die carrier (or of the pluggable socket, if one is used) facilitate the routing of traces on the PCB or other interface surface onto or within which the semiconductor die carrier is being mounted. Further mechanical and electrical testing can be performed after the mounting process is completed.

As compared to conventional methods, there are significantly fewer production steps involved in producing a semiconductor die carrier in accordance with the present The semiconductor die carrier of the present invention begins as a pre-formed platform into which the die is inserted. Encapsulation is then accomplished by capping and sealing the platform after it has been tested. results in the elimination of the entire molding, bending, and clean-up processes and the related bonding of the carrier. Because the leads of the present invention are preformed and inserted into the plastic platform, they are undisturbed by additional procedures conventionally performed after the die is introduced into the semiconductor package. In the conventional process, the most sensitive aspects of the manufacturing process, encapsulating the die and electroplating and forming the leads, are performed after the die and the semiconductor package have been mated.

results in comparatively costly scrap, which may be due to lack of coplanarity among the leads, breakage, wire bond failure due to high-pressure molding, or other problems. All of these problems result in sacrificing the die as well as the package. The semiconductor die carrier of the present invention, however, could be delivered to the die attach area completely tested for plating, mechanical integrity, and dimensional characteristics, and the die need only be inserted into packages meeting acceptable quality standards. The elimination of the intermediate processes also reduces labor costs.

The semiconductor die carrier of the present invention can be configured with a precise number of leads easier than current designs due to the programmable nature of its assembly. A designer can specify varied numbers of leads or changes in package size, without the need to design and manufacture new lead frame configurations. With the present invention, both the number of leads on a side of a package, and the number of rows of leads, can be varied simply by producing a new mold for the prefabricated platform and reprogramming the lead insertion equipment to vary the number of leads or lead configuration.

Fig. 11(a) illustrates that the embodiments of the present invention (e.g., the 3-tier embodiment of Fig. 3) provide a low profile configuration suitable for use in a variety of different environments. For example, as can be seen from Fig. 11(a), when a semiconductor die carrier module having an insulative substrate 102 which is 3.3 mm thick is mounted to a PCB card 119 which is 1.52 mm thick, the overall profile of the combination has a height of 3.82 mm (3.3 mm +

1.52 mm). Although this height is more that suitable in many applications, for some high volume usage scenarios, a profile of this dimension is just too high.

The height of the profile of the semiconductor die carrier of the present invention can be reduced even further by pushing or submerging the body of the semiconductor die carrier into an aperture 122 punched into the PCB. Such an embodiment is shown in Fig. 11(b). With reference to Fig. 11(b), when semiconductor die carrier 102 and PCB 119 are secured such that a portion of the semiconductor die carrier is located below the level of the upper surface of the printed circuit board, a combination having a thickness of 1.78 mm (3.3 mm - 1.52 mm) or lower can be obtained.

In order to push the semiconductor die carrier module into PCB 119 in the manner of Fig. 11(b), a hole 122 must be punched into the PCB before the semiconductor die carrier is secured to it. This results in essentially a total loss of wiring beneath the die carrier. Thus, there is a trade-off between lowering the profile of the semiconductor die carrier and the extent to which the semiconductor die carrier can be provided with optimum wiring characteristics. configurations where wiring beneath the semiconductor die carrier is required, then the submerged embodiment of Fig. 11(b) is probably not the optimum solution. In other common configurations, however, such as in PCMCIA (Personal Computer Memory Card International Association) and PDA (Personal Digital Assistant) applications, for example, where wiring to and from the semiconductor die carrier is the norm, the submerged embodiment is definitely viable.

Fig. 12 is a top view consistent with the embodiment of the invention illustrated in Fig. 11(b), showing a portion of the aperture 122 punched into PCB 119 to accommodate the semiconductor die carrier, and details relating to the footprint of the leads of the semiconductor die carrier on PCB 119, including locations of SMT solder joints 109, vias 123, and traces 124 connecting various ones of the vias and SMT solder joints. As seen from Fig. 12, the embodiment of Fig. 11(b) may require the placement of vias 123 where formerly there were SMT solder joints, such as in the row adjacent aperture 122 and throughout the row of bonding pads closest to the aperture. Nevertheless, such an embodiment still provides a semiconductor die carrier having at least 276 leads, which is three more than a standard PGA module having 273 leads, while at the same time providing a low profile of unprecedented dimension. In other words, an extremely low profile module is provided without sacrificing any loss and, in fact, experiencing a gain, in the amount of available leads. It should be noted that with respect to the embodiment depicted in Fig. 12, the leads may be required to be extended away from the module in order to span the various vias 123 adjacent aperture 122.

Figs. 13(a) and 13(b) depict embodiments of the present invention in which, in essence, are modifications of the embodiment depicted in Fig. 11(b).

The embodiment of Fig. 13(a), for example, is similar to the embodiment of Fig. 11(b), wherein a straight or completely vertical aperture 122 is used, except that in Fig. 13(a) leads 103b and 103c are bent at a more gradual angle than the right angle depicted in Fig. 11(b). Leads 103a,

however, extend straight out from the insulative body 102 of the semiconductor die carrier without bending in both Figs. 11(b) and 13(a).

Rather than using a straight aperture such as the one depicted in Fig. 13(a), a stepped aperture 122 in combination with a stepped semiconductor die carrier can be used in the manner depicted in Fig. 13(b). The stepped aperture 122 of Fig. 13(b) formed during assembly of PCB 119, especially when used in combination with a semiconductor die carrier having a stepped insulative package 102, is considered to be more advanced and provides an ultra low profile which can be incorporated in high volume usage scenarios. In the extremely low profile embodiment of Fig. 13(b), each of the steps of the aperture 122 is provided with a plurality of electrically conductive contacts (not shown in Fig. 13(b)) which mate with the rows of leads 103a, 103b, and 103c formed on the steps of the semiconductor die carrier.

Figs. 14(a) and 14(b) are different views of a simplified version of the stepped semiconductor die carrier depicted in Fig. 13(b); Figs. 15(a) and 15(b) are different views of a simplified version of the PCB 119 depicted in Fig. 13(b); and Figs. 16(a) and 16(b) are different views showing the simplified semiconductor die carrier of Figs. 14(a) and 14(b) secured to the simplified PCB structure of Figs. 15(a) and 15(b). Although these figures illustrate only a single-step embodiment, the features depicted in such figures are equally applicable to embodiments (such as the one shown in Fig. 13(b)) using semiconductor die carriers and/or apertures having multiple steps. For example, the

present invention contemplates embodiments having one, two, three, four, or more steps.

The semiconductor die carrier of Figs. 14(a) and 14(b) includes an upper step 126a and a lower step 126b on each of the four sides of the die carrier. A plurality of straight leads 103a are formed on the lower surface of each step 126a.

As with the semiconductor die carrier of Figs. 14(a) and 14(b), the aperture 122 of PCB 119 shown in Figs. 15(a) and 15(b) is stepped. More particularly, aperture 122 of Figs. 15(a) and 15(b) includes an upper step 127a and a lower step 127b around each of the sides of its periphery. T-shaped circuit land connections 128 formed on an upper surface of step 127b serve as electrically conductive contacts configured to be connected (e.g., soldered) to leads 103a of the semiconductor die carrier of Figs. 14(a) and 14(b).

Figs. 16(a) and 16(b) illustrate that when the semiconductor die carrier of Figs. 14(a) and 14(b) is plugged into the aperture 122 of PCB 119 of Figs. 15(a) and 15(b), straight leads 103a are preferably perfectly aligned with T-shaped circuit land connections 128. The combination of straight leads 103a and T-shaped circuit land connections 128 is not only very easy to align, it also provides a reasonable amount of self-alignment during the time that the solder connecting such components is in its liquid phase, due primarily to the surface tension of the solder and the unique intersection at the T-shaped land connections.

The T-shaped configuration of the circuit land connections 128 is also particularly beneficial in cases such as depicted in Figs. 17(a) and 17(b), where the semiconductor die carrier and aperture 172 are not perfectly aligned. As

can be seen from these figures, even in the case where the semiconductor die carrier and PCB aperture 122 are not perfectly aligned, the T-shape of circuit lands 128 provides an adequate amount of tolerance so that lead-to-land connections are still accurately provided. It should be noted that the design of the T and its corresponding finger must be so at to optimize solder placement, especially for self-alignment, while at the same time, must be configured to prevent bonding between adjacent T-shaped lands either by solder and/or the placed semiconductor die carrier leads 103a.

As discussed above, the present invention provides many advantages over conventional packaging technology. Such advantages include the provision of a semiconductor die carrier occupying reduced amounts of area, having a low profile, and capable of meeting the needs of existing and contemplated semiconductor and computer technology. The advantages provided by the present invention over conventional packaging technology illustrate that the present invention, unlike conventional packaging technology, is capable of keeping pace with the rapid advances that are currently taking place in the semiconductor and computer technologies.

It will be apparent to those skilled in the art that various modifications and variations can be made in the disclosed process and product without departing from the scope or spirit of the invention. Other embodiments of the invention will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. It is intended that the

specification and example be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.

## WHAT IS CLAIMED IS:

1. A semiconductor die carrier configured to be secured to a printed circuit board, the semiconductor die carrier comprising:

an insulative package for housing a semiconductor die, the insulative package having a top surface, a bottom surface, and a plurality of side surfaces coupling the top surface and the bottom surface; and

extending from at least one of the side surfaces of the insulative package, each of the leads comprising a proximal end, at least one horizontal portion extending in a horizontal direction, at least one vertical portion extending in a vertical direction, and a distal end, the distal ends of the leads being configured to be secured to the printed circuit board such that, when the distal ends of the leads are secured to the printed circuit board, at least a portion of the insulative package is located below an upper surface of the printed circuit board.

2. A semiconductor die carrier configured to be secured to a printed circuit board, the semiconductor die carrier comprising:

an insulative package for housing a semiconductor die, the insulative package having a top surface, a bottom surface, and a plurality of side surfaces coupling the top surface and the bottom surface;

a first row of conductive leads extending from at least one of the side surfaces of the insulative package; and

a second row of conductive leads extending from the at least one side surface of the insulative package, each of the leads having a proximal end and a distal end, the proximal ends of the leads from the first row of leads being vertically spaced from the proximal ends of the leads from the second row of leads, and the distal ends of the leads from the first and second rows of leads being configured to be secured to the printed circuit board such that, when the distal ends of the leads are secured to the printed circuit board, at least a portion of the insulative package is located below an upper surface of the printed circuit board.

- 3. The semiconductor die carrier according to claim 2, further comprising a third row of leads extending from the at least one side surface of the insulative package, each of the leads of the third row of leads having a proximal end and a distal end, and the proximal ends of the leads of the third row of leads being vertically spaced from the proximal ends of the leads from the first and second rows of leads.
  - 4. A printed circuit board structure comprising: a printed circuit board; and
- a semiconductor die carrier secured to the printed circuit board, the semiconductor die carrier comprising

an insulative package for housing a semiconductor die, the insulative package having a top surface, a bottom surface, and a plurality of side surfaces coupling the top surface and the bottom surface;

11.

a first row of conductive leads extending from at least one of the side surfaces of the insulative package; and

a second row of conductive leads extending from the at least one side surface of the insulative package, each of the leads having a proximal end and a distal end, the proximal ends of the leads from the first row of leads being vertically spaced from the proximal ends of the leads from the second row of leads, and the distal ends of the leads from the first and second rows of leads being configured to be secured to the printed circuit board such that, when the distal ends of the leads are secured to the printed circuit board, at least a portion of the insulative package is located below an upper surface of the printed circuit board.

- 5. The printed circuit board structure according to claim 4, the semiconductor die carrier further comprising a third row of leads extending from the at least one side surface of the insulative package, each of the leads of the third row of leads having a proximal end and a distal end, and the proximal ends of the leads of the third row of leads being vertically spaced from the proximal ends of the leads from the first and second rows of leads.
- 6. A semiconductor die carrier configured to be secured to a printed circuit board, the semiconductor die carrier comprising:
- an insulative package for housing a semiconductor die, the insulative package having a top surface, a bottom surface, and a plurality of side surfaces coupling the top

surface and the bottom surface, and at least one of the side surfaces being stepped; and

at least one row of electrically conductive leads extending from at least one of the side surfaces of the insulative package, each of the leads having a proximal end and a distal end, and the distal ends of the leads being configured to be secured to the printed circuit board such that, when the distal ends of the leads are secured to the printed current board, at least a portion of the insulative substrate is located below an upper surface of the printed circuit board.

7. A semiconductor die carrier configured to be secured to a printed circuit board, the semiconductor die carrier comprising:

an insulative package for housing a semiconductor die, the insulative package having a top surface, a bettom surface, and a plurality of stepped side surfaces coupling the top surface and the bottom surface, and each of the side surfaces comprising at least a first step and a second step;

a first row of conductive leads extending from the first step of at least one of the side surfaces of the insulative package; and

a second row of conductive leads extending from the second step of the at least one side surface of the conductive package, each of the leads having a proximal end and a distal end, the proximal ends of the leads of the second row of leads being vertically spaced from the proximal ends of the leads of the leads of the first row of leads by at least one of the steps, and the distal ends of the leads of the first

and second rows of leads being configured to be secured to the printed circuit board such that, when the distal ends of the leads are secured to the printed circuit board, at least a portion of the insulative package is located below an upper surface of the printed circuit board.

- 8. The semiconductor die carrier according to claim 7, wherein the leads of the second row of leads extend out from the at least one side surface of the insulative package further than the leads of the first row of leads.
- 9. The semiconductor die carrier according to claim 7, wherein each of the side surfaces further comprises a third step, and the semiconductor die carrier further comprises a third row of conductive leads extending from the third step of the at least one side surface of the insulative package, each of the leads of the third row of leads having a proximal end and a distal end, the proximal ends of the leads of the third row of leads being vertically spaced from the proximal ends of the leads of the second row of leads by at least one of the steps, and the proximal ends of the leads of the third row of leads being vertically spaced from the proximal ends of the leads of the first row of leads by at least two of the steps.

a semiconductor die carrier secured to the printed circuit board, the semiconductor die carrier comprising

an insulative package for housing a semiconductor die, the insulative package having a top surface, a bottom surface, and a plurality of stepped side surfaces coupling the top surface and the bottom surface, and each of the side surfaces comprising at least a first step and a second step;

a first row of conductive leads extending from the first step of at least one of the side surfaces of the insulative package; and


a second row of conductive leads extending from the second step of the at least one side surface of the insulative package, each of the leads having a proximal end and a distal end, the proximal ends of the leads of the second row of leads being vertically spaced from the proximal ends of the first row of leads by at least one of the steps of the at least one side surface of the insulative package, and the distal ends of the leads of the first and second rows of leads being configured to be secured to the electrically conductive contacts of the printed circuit board, respectively, such that when the distal ends of the leads are secured to the electrically conductive contacts, at least a portion of the insulative package is located below an upper surface of the printed circuit board.

11. The printed circuit board structure according to claim 10, wherein the leads of the second row of leads extend out from the at least one side surface of the insulative package further than the leads of the first row of leads.

- 12. The printed circuit board structure according to claim 10, wherein each of the side surfaces further comprises a third step, and the semiconductor die carrier further comprises a third row of conductive leads extending from the third step of the at least one side surface of the insulative package, each of the leads of the third row of leads having a proximal end and a distal end, the proximal ends of the leads of the third row of leads being vertically spaced from the proximal ends of the leads of the second row of leads by at least one of the steps, and the proximal ends of the leads of the third row of leads being vertically spaced from the proximal ends of the leads of the first row of leads by at least two of the steps.
- 13. The printed circuit board structure according to claim 10, wherein the stepped aperture of the printed circuit board comprises at least one step, and at least one of the plurality of electrically conductive contacts is formed on each step of the aperture.
- 14. The printed circuit board structure according to claim 13, wherein each of the electrically conductive contacts comprises at least one extension portion for providing tolerance with respect to securement of the semiconductor die carrier to the printed circuit board.
- 15. The printed circuit board structure according to claim 13, wherein each of the electrically conductive contacts comprises a T-shaped member for providing tolerance

with respect to securement of the semiconductor die carrier to the printed circuit board.

- 16. A printed circuit board structure configured to be secured to a peripherally leaded semiconductor die carrier, the printed circuit board structure comprising a printed circuit board having an upper surface, a lower surface, a stepped aperture formed therein, and a plurality of electrically conductive contacts associated with the stepped aperture, wherein the stepped aperture of the printed circuit board comprises at least one step, and at least one of the plurality of electrically conductive contacts is formed on each step of the aperture.
- 17. The printed circuit board structure according to claim 16, wherein each of the electrically conductive contacts comprises at least one extension portion for providing tolerance with respect to securement of the semiconductor die carrier to the printed circuit board.
- 18. The printed circuit board structure according to claim 16, wherein each of the electrically conductive contacts comprises a T-shaped member for providing tolerance with respect to securement of the semiconductor die carrier to the printed circuit board.



I/S

ī. .:

نديد

.


.i.


). }:


· ·

.


2.3







F16. 4



6/14




FIG. 6




FIG. 7





FIG. 8

SUBSTITUTE SHEET (BUILE 26)

7/14






FIG. 10




FIG. 11(a)





FIG. 11(b)



F1G. 12




FIG. 13(a)




FIG. 13(b)





FIG. 14(a)






FIG. 15(a)




FIG. 15(b)




FIG. 16(a)




FIG 16(b)




FIG. 17(a)




FIG. 17(b)

#### INTERNATIONAL SEARCH REPORT

Interr 3al Application No PCT/US 96/09156

			101/03 30	, 05130			
A. CLASSIFICATION OF SUBJECT MATTER IPC 6 H05K1/18 H01L23/495							
According to International Patent Classification (IPC) or to both national classification and IPC							
B. FIELDS SEARCHED							
Minimum d IPC 6	ocumentation searched (classification system followed by classificati H05K H01L	ion symbols)					
Documentat	tion searched other than minimum documentation to the extent that s	such documents are inc	luded in the fields s	earched			
Electronic d	lata base consulted during the international search (name of data bas	e and, where practical,	search terms used)				
C. DOCUM	IENTS CONSIDERED TO BE RELEVANT						
Category *	Citation of document, with indication, where appropriate, of the re	elevant passages		Relevant to claim No.			
X	PATENT ABSTRACTS OF JAPAN vol. 15, no. 86 (E-1039), 28 February 1991 & JP,A,02 301182 (MATSUSHITA ELECTRIC IND CO), 13 December 1990, see abstract			1			
X	PATENT ABSTRACTS OF JAPAN vol. 13, no. 295 (E-783), 7 July 1989 & JP,A,01 074795 (MATSUSHITA ELECTRONICS CORP), 20 March 1989, see abstract			1			
X	PATENT ABSTRACTS OF JAPAN vol. 17, no. 676 (E-1475), 13 December 1993 & JP,A,05 226803 (MATSUSHITA ELECTRIC WORKS), 3 September 1993, see abstract		1				
	40 AM AM						
		-/					
X Further documents are listed in the continuation of box C. X Patent family members are listed in annex.							
*Special categories of cited documents:  A' document defining the general state of the art which is not considered to be of particular relevance  E' earlier document but published on or after the international filing date  L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  C' document referring to an oral disclosure, use, exhibition or other means  P' document published prior to the international filing date but later than the priority date claimed  The actual occurrent published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  "X' document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.  Both of the actual considered so invention or other means  "A' document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.  "B' document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  "X' document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.  "A' document member of the same patent family							
	actual completion of the international search  O September 1996	Date of mailing of	Date of mailing of the international search report  2 5, 09, 96				
<b></b>	mailing address of the ISA  European Patent Office, P.B. 5818 Patentiaan 2	Authorized officer					
	NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Mes, L	-				

1

## INTERNATIONAL SEARCH REPORT

Interr at Application No

	DCT/IIS 05/00157
(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT	PCT/US 96/09156
ategory * Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
DE,A,34 30 849 (KAMMERER) 6 March 1986	2,4
see figures 3,5,14,15	6,7,9, 10,13,16
PATENT ABSTRACTS OF JAPAN vol. 17, no. 3 (E-1301), 6 January 1993 & JP,A,04 237154 (SUMITOMO ELECTRIC IND ) 25 August 1992, see abstract	2,4
FR,A,2 664 097 (SGS-THOMSON MICROELECTRONICS SA) 3 January 1992 see figure 4	2
PATENT ABSTRACTS OF JAPAN vol. 16, no. 429 (E-1261), 8 September 1992	10,13,16
& JP,A,04 147660 (MITSUBISHI ELECTRIC CORP), 21 May 1992, see abstract	ی
·	
·	
	•
·	

#### INTERNATIONAL SEARCH REPORT

information on patent family members

Inter nal Application No PCT/US 96/09156

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
DE-A-3430849	06-03-86	NONE	
FR-A-2664097	03-01-92	NONE	

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

#### BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

### IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)